A: For simulation accuracy. At feature sizes below 130n, SA and SB have a large effect. The bogus pre-layout calculations that are provided in cdf callbacks are no longer going to cut it. There is no reason for the circuit designer to wait several days/weeks for the layout to get done to get the parasitics.

Add a Comment

You must be logged in to post a comment