.png/:/rs=h:43,cg:true,m/qt=q:95)
56Gbps NRZ SerDes Core
Enabling 5G Data Communication
Western Semiconductor's SerDes IP is an NRZ embedded clock system proven in silicon from 65nm to 12nm with speeds ranging from 10.313 to 56Gbps. All of our SerDes cores are based on trusted ring PLLs to match a vast range of industry needs, while our library of +130 standard cells allows us to rapidly customize special-purpose SerDes technology for high-performance applications.
For a more thorough discussion on our NRZ single channel SerDes, please see our SerDes Interfaces data sheet, downloadable in PDF format.
Further Information
Western Semiconductor provides an extensive list of trusted silicon IP. Click the link below for a detailed report on our SerDes technology.
Layout of a PISO component inside our SerDes block.
Get A Free Estimate
Inquire today for a quote from our engineering team. Once we better understand your project specifications, we can provide a transparent timetable and price estimate prior to moving forward with the ASIC design process.
Headquarters
398 South Mill Avenue, STE 300, Tempe, Arizona 85281, United States